This paper presents a monolithic dual-band 77/94 GHz transceiver front-end with shared frequency multiplier. The transceiver front-end consists of two transmitters and receivers, operating at 77 GHz and 94 GHz respectively to support dual-band operation. In order to reduce the dc power consumption and save chip area, a shared frequency multiplier between the two bands is adopted in this work. We employ a frequency tripler cascaded with a doubler as the frequency multiplier to generate the desired 77 GHz signal and to lower down the frequency and phase noise of the local-oscillator (LO). The 94 GHz signal is produced by the generated 77 GHz signal up-mixing with the LO input to share the frequency multiplier for low power and low cost. The conversion gain of the multiplier is boosted by the efficiency enhancement technique in frequency tripler and the proposed gain boosting unit in the output power buffer. Besides, a frequency shunt network at the mixer output is utilized to short the unwanted mixed signal and improve the linearity of the 94 GHz transmitter. The measured saturated output power P sat and 3-dB bandwidth of the 77/94 GHz band transmitter are 14.2/12.35 dBm and 7.5/6 GHz, respectively. A 37.05/27.7 dB receiver conversion gain, 8.8/14.8 dB double side band noise figure are measured in the 77/94 GHz band receiver. The transceiver occupies a core area of 1.12 mm × 2.46 mm and draws 450 mA from a 1.2 V supply voltage.
I. INTRODUCTION
The low cost standard CMOS process instead of compound semiconductor or Si-Ge BiCMOS process has allowed the rapid development of high integration millimeter-wave applications such as the emerging automotive and imaging radars (77/94 GHz) [1] , [2] . Highly integrated 77 GHz and 94 GHz silicon based automotive and imaging radar transceivers with decent performance are demonstrated in [1] - [15] . In [5] , a 11 dBm output power and 30 dB conversion gain from 75 GHz to 82 GHz are achieved for each transmitter (TX) and receiver (RX). A 94 GHz phased array dualpolarization transceiver is presented in [11] , where a 9.3 dB receiver noise figure and larger than 5 dBm output power is achieved. To enable low cost, high integration and high functionality devices, multi-band multi-mode operation is a clear trend in wireless applications [16] - [20] . A monolithic The associate editor coordinating the review of this manuscript and approving it for publication was Julien Le Kernec . dual-band 22-29 GHz/77-81 GHz BiCMOS transceiver for automotive radars has also been proposed in [17] . The transceiver achieves a 35/31 dB receiver gain, 4.5/8 dB double side-band noise figure and 14.5/10.5 dBm transmitter power in the 24/79 GHz bands. For mm-wave automotive and imaging radar applications, the LO path usually adopts same modulation schemes such as frequency modulated continuous wave (FMCW) to detect target velocity and distance. Thus, the frequency synthesizer such as phase locked loop (PLL) with FMCW modulation scheme can be shared between the two bands to support dual-band operation.
In this paper, we propose a monolithic dual-band 77/94 GHz transceiver front-end with a shared frequency multiplier as the LO path for automotive and imaging radar application. Instead of employing two frequency synthesizers as the LO path to generate dual-band signals at different time, the proposed transceiver front-end adopts one frequency synthesizer and a shared frequency multiplier between the two bands to produce the 77/94 GHz signals simultaneously. Thus, the design complexity of frequency synthesizers and dc power consumption can be reduced. In Fig. 1 , the 77 GHz signal is produced by the frequency multiplier and the generated 77 GHz signal up-mixes with the LO input to produce the desired 94 GHz signal. Therefore, the proposed transceiver front-end architecture can achieve dual-band generation with only one frequency synthesizer and a shared frequency multiplier. Fig. 1 illustrates the simplified architecture of the proposed monolithic dual-band 77/94 GHz transceiver front-end. The transceiver incorporates two receivers, two transmitters and a shared wide-band frequency multiplier to support the dualband operation and lower down the frequency and phase noise of the FMCW signal generator. A frequency tripler cascaded with a doubler are adopted as the frequency multiplier to generate the desired 77 GHz signal. The 94 GHz signal is produced by the generated 77 GHz signal up-mixing with the LO input to share the frequency multiplier for low power and low cost. With an input 12.6-14 GHz signal, the generated dualband frequency are 75.6-84 GHz and 88.2-98 GHz, which are suitable for the automotive and imaging radar application. Efficiency enhancement technique in the frequency tripler and gain boosting unit in the output buffer are utilized to boost the conversion gain of the multiplier.
II. DUAL-BAND TRANSCEIVER FRONT-END ARCHITECTURE AND CIRCUIT IMPLEMENTATIONS
On the receiver side, the received high frequency signals are amplified by a common-source pseudo-differential low noise amplifier (LNA) and down-converted to intermediate frequency (IF) by a double balanced passive mixer which improves receiver linearity and lowers down the flick noise corner [1] . An IF self-biased trans-impedance amplifier (TIA) provides additional current gain to drive 50 off-chip test equipment [8] . On the transmitter side, two common-source pseudo-differential power amplifiers (PAs) with transformer based wide-band matching network, operating at 77 GHz and 94 GHz respectively, are adopted in the transmitter to ensure the dual-band signal can be transmitted simultaneously.
A. LINK-BUDGET ESTIMATION
Before we present design details, the whole dual-band transceiver specification should be provided based on the radar principle. In a radar system, the relationship between transmitted power P T and received power P R can be presented as
where G T , G R represent the antenna gain of the transmitter and receiver. P T and P R are the transmitted power and received power, respectively. λ is the wave length and R is the target distance, L ATM represents the loss in the atmosphere and σ denotes the radar cross section of the target. In the receiver side, the receiver sensitivity P R,min can be expressed as
where NF tot denotes the overall noise figure and SNR min is the minimum signal-to-noise ratio and larger than 16 dB in a typical radar system. Besides, the FFT sampling frequency f FFT and the number of the FFT points P FFT are assumed to be 10 MHz and 5120, respectively. Based on (1) and (2), the key parameters of the link-budget estimation are calculated, which are given in Table 1 . In order to detect a target with 200 meter distance, the power amplifier in 77 GHz band needs to deliver a larger than 10 dBm output power. Similarly, a larger than 8.5 dBm output power is required for the 94 GHz band under 20 meter detection distance.
B. TRANSMITTER
In the presented dual-band transceiver front-end, two PAs are integrated in the transmitter to achieve a good performance and dual-band transmitting. Simplified circuit topology of the proposed power amplifier is shown in Fig. 2 . Three commonsource pseudo-differential stages are adopted here and the transistor size ratio from the first to the last stage is 1:3:6 to ensure the output power of each stage can drive the next stage and satisfy the linearity requirement. Neutralization capacitor technique [22] is introduced here to improve the gain, reverse isolation and stability, which is shown in Fig. 4 . For power amplifier application, noise figure is not of the first importance and the power gain G max is pushed toward the highest peak by increasing C neu to around 11fF to overneutralize the differential pair with a reduced stability factor K f toward the stability boundary, which is shown in Fig. 4 . Fortunately, one can still guarantee the stability of the entire amplifier with multiple cascaded stages, even when each stage is running at the stability boundary. Therefore, the over gain can be substantially improved for a given gain budget, without much degeneration on noise figure and oscillation risk. In other word, the power and number of stages can be reduced for a presented gain while keeping K f > 1 for the multistage amplifier.
In order to deliver a larger than 13 dBm output power under all process and temperature variations, which is required by the automotive radar systems, the transistor M 3 are sized as 120 µm based on the load-pull simulation. The output balun is finely optimized by the load pull simulations and implemented using a center tapped octagonal topology, which achieves a simulated Q of 16 and 12 (respectively for primary and secondary) and coupling K of about 0.7. For interstage matching networks, we adopt transformers with 1:1 inductance ratio based on the design procedure proposed in [28] , [29] . Center taps of these transformers are utilized to provide the supply of the previous stage and the bias of the following stage. The simplified schematic of the amplifier with transformers for input, inter-stage and output matching is shown in Fig. 5 (a) and the transformer model with source, transformer and load impedance is provided in Fig. 5 (b) , in which the source and load impedance of MOS transistor are modelled as R and C in parallel in order to simplify the transformer based matching network analysis. The conversion does not introduce any error to the calculation of trans- former parameters for matching, as long as the conversion and the calculation of transformer parameters are performed at the same frequency. The L TP and L TS are the inductance of the primary and secondary winding, k is the magnetic coupling coefficient, n is the turn ratio, R TP and R TS are the parasitic resistances of the primary and secondary winding. In Fig. 5 (b) , the distributed transformer is modelled as a lumped transformer with a inductance ratio of 1: n k cascaded with a parallel inductor L TP k 2 and a series inductor L TP (1 − k 2 ). The matching mechanism of the transformer-based matching network is shown in Fig. 6 , where the colored lines represent the impedance changing in Fig. 5 (b) . Based on Fig. 5 (b) and Fig. 6 , we can carefully choose the design parameters of the matching network and achieve decent conjugate matching over a wide bandwidth. The transmitter simulation results are presented in Fig. 8 , where a saturated output power P sat of 14.5/14 dBm and OP 1dB of 11.5/11 dBm with a power gain of 25/22 dB in the 77/94 GHz band are achieved.
C. RECEIVER
In the proposed dual-band transceiver, direct conversion receiver topology is employed due to its simplification on system complexity, absence of the image and reduction on mixing spurs. The double-balanced passive current-mode mixers are used in the receiving path to implement the frequency conversion, as shown in Fig. 3 . The current outputs of the passive mixer are connected to the input of a self-biased transimpedance amplifier (TIA) to convert the current to voltage for measurement. Passive mixer is used here for several reasons. First, the passive mixer contributes little flick noise in the IF output since the passive mixer transistors carry no dc current. Small flicker noise contribution is important in the FMCW radar receiver since the detected output IF frequency may be as low as hundreds of kilohertz. Second, since the transistors in the passive mixers carry no dc current, they could be biased by the followed TIA, avoiding large timeconstant ac-coupling network. The trans-impedance amplifier adopts a self-biased topology and a feedback resistor is employed to determine the input and output bias voltage. Three common-source pseudo-differential stages are adopted in the low noise amplifier to provide sufficient power gain and reduce the noise contribution of the following stages. Neutralization capacitor technique is also employed here to improve the gain, reverse isolation and stability. But for low noise amplifier, noise figure is of the first importance and the neutralization capacitor C neu is chosen a little smaller than that in power amplifier due to a smaller noise figure can be achieved, which is shown in Fig.4 . In order to achieve a good trade-off between noise matching and power matching at the input stage of the low noise amplifier, the input transformerbased matching network with a 2:1 turn ratio is carefully optimized based on the matching mechanism described in Fig. 5 (b) and Fig. 6 . The input matching mechanism at the low noise amplifier input stage is presented in Fig. 6 , where the Z noise and Z power indicate the optimal noise matching impedance and power matching impedance. In this paper, in order to achieve power matching and noise matching at the same time, the matching impedance is chosen between Z noise and Z power , which is shown in Fig. 6. Fig. 7 shows the measured noise figure of low noise amplifier and the minimum noise figure is 5.54dB at 75GHz. The simulated dual-band receiver noise figure at 10 MHz intermediate frequency are presented in Fig. 9 , which are 8.5 dB and 12 dB for 77GHz and 94GHz band, respectively.
D. FREQUENCY MULTIPLIER
In order to lower down the frequency and phase noise of FMCW signal generator, the dual-band transceiver front-end adopts a shared frequency multiplier to achieve dual-band operation. The simplified circuit topology of the proposed frequency multiplier is shown in Fig. 10 , which consists of a frequency tripler, frequency doubler and gain boosting power buffer [32] . The external FMCW signal is multiplied firstly by the frequency tripler due to its higher conversion gain at larger input power and lower input frequency. The tripler device M 1 is biased at pinch-off region to enhance its nonlinearity and improve the third order harmonic component. Besides, when a large input signal is applied to the tripler device M 1 , the M 1 common source node voltage V P changes with time at twice of the input frequency ω due to the nonlinearity of its gate-source parasitic capacitance C gs . And the voltage V P is translated to ω and 3ω in the frequency domain at the tripler output by the mixing operation in large signal mode [31] . In this work, instead of grounding the common source node, an inductor L P is employed to resonate with the parasitic capacitance at 2ω to boost the conversion efficiency, as shown in Fig. 10 . Fig. 11 (a) illustrates the simulated relationship between the frequency multiplier conversion gain and the value of inductor L P . The gain increases by 2 dB with a L P of 220 pH while hardly benefit beyond this value.
The simplified schematic of the push-push frequency doubler with gain boosting power buffer is also shown in Fig. 10 . Push-push topology is adopted in the frequency doubler to eliminate the odd harmonics and double the input frequency with the help of biasing doubler device M 2 close to pinchoff voltage. Its total width is determined as 40 µm based on the highest 2nd harmonic power. A series inductor L s is added at the gate terminal of the doubler device M 2 to lower down the input impedance quality factor Q for better power matching and broaden the bandwidth of frequency doubler. The simulated spur rejection of the frequency tripler cascaded with doubler is 25dB and can be filtered out by the following power buffers.
Power buffer with gain boosting unit [23] is employed in this paper to enhance the multiplier conversion gain and output power, which is presented in Fig. 10 . The proposed gain boosting unit consists of a cross-coupled pair M 4 and a current tail device M 5 to control the power gain of gain boosting unit. Fig. 12 presents the simplified small-signal model of the gain boosting unit and the quality factor Q of the load impedance parallel RLC tank can be improved by the negative resistance (−1/g mGB ||R GB ), where g mGB and R GB are the trans-conductance and output resistance of the crosscoupled devices M 4 . The simulated power gain of the neutralized differential pair M 3 with gain boosting unit is provided in Fig. 13 , where a maximum 4 dB gain improvement can be achieved without stability issues by adjusting the gate control voltage of transistor M 5 .
In order to ensure unconditional stable state and prevent oscillation of the gain boosting unit, transistor size and current tail control voltage should be determined. Based on the Y-parameters of the gain boosting unit small-signal model, shown in Fig. 12 , the stability factor K f can be expressed as
where Z LON represents the load impedance of the gain boosting unit and can be denoted as
From 3, the stability factor K f is inversely proportional to the load impedance Z LON . When K f is larger than one, the load impedance Z LON can be expressed as
where C net = |C gd − C gs |, representing the net capacitance between transistor drain and gate terminal after neutralization. Based on (4) and (5) and ignoring R GB for simplicity, the trans-conductance g mGB of transistor M 4 can be denoted as
Based on the trans-conductance g mGB , transistor size and control voltage of the gain boost unit can be determined under all PVT variations to ensure the unconditional stable. In this paper, transistor M 4 and M 5 are sized as 5 µm and the control voltage of M 5 cannot be larger than 0.8 V. Simplified schematic of the proposed up-conversion active mixer in the frequency multiplier is shown in Fig. 14, where the 77 GHz signal generated by the frequency multiplier up-mixes with the LO input to produce the desired 94 GHz signal. A frequency shunt network at the mixer output is adopted to short the unwanted mixed signal, which is around 70 GHz in the frequency domain to improve the linearity of 94 GHz band transmitter. The frequency shunt network consists of a 80 fF capacitance and 120 µm transmission line, which resonates at 70 GHz approximately. Simulation result in Fig. 14 reveals that the input impedance Z 11 of the shunt network at 70 GHz is 23 dB lower than that at 94 GHz, which can effectively short the unwanted signal without effecting the 94 GHz band. Fig. 11 (b) illustrates the simulated 94 GHz TX output power with and without frequency shunt network and 2.2 dBm linear output power can be improved. To enhance the conversion gain and save chip area, a compact transformer rather than a series or parallel resonant inductor is designed and placed between the gm stage and switch stage [8] . The simulated port to port isolation of the proposed mixer is above −41dB.
III. MEASUREMENT RESULTS
The proposed monolithic dual-band 77/94 GHz transceiver front-end has been implemented in a 65-nm 1P9M CMOS process, and the micro-photograph of the whole chip is shown in Fig. 15 . The chip area including all DC supply and IF output pads is 1.12 × 2.46 mm. The measured and simulated conversion gain and output power of 77 GHz transmitter versus frequency range is depicted in Fig. 16 (a) and (b), where a maximum measured 23.9 dB power gain and 14.29 dBm output power are achieved and the output power variation is less than 2 dBm from the desired 76 GHz to 81 GHz band. The measured results accord with simulation results overall with a little frequency offset and little output power mismatch. Besides, the output power 3-dB bandwidth of the 77 GHz transmitter is from 74.5 GHz to 82 GHz, which covers the entire automotive radar frequency range. In Fig. 16 (c) and (d), the measured maximum conversion gain and output power of the 94 GHz transmitter are 19.5 dB and 12.35 dBm with a 3-dB bandwidth of 6 GHz. The measured conversion gain of the 94GHz transmitter is around 2 dB less than the simulation results due to the gain degeneration of the frequency multiplier and up-conversion mixer. The dual-band transmitter achieves high output power with a shared frequency multiplier to support automotive and imaging radar. As shown in Fig. 17 (a) , the measured maximum conversion gain of 77 GHz receiver from the input of low noise amplifier to IF amplifier output is 37.05 dB, and the minimum noise figure at 10 MHz intermediate frequency is 8.8 dB, which coincides with the simulation result shown in Fig. 9 . The measured 3-dB bandwidth of the 77 GHz receiver is from 77 GHz to 85 GHz and the noise figure is well below 15 dB in the 3-dB bandwidth. Similarly, the conversion gain of the 94 GHz receiver is 27.7 dB with a 3-dB bandwidth of 4.5 GHz and a 14.8 minimum noise figure, which is shown in Fig. 17 (b) . The measured receiver linearity of the 77 GHz and 94 GHz band is presented in Fig. 17 (c) , where the 1-dB compression input power IP 1dB is −36 dBm for both band and the output power can be as high as 0 dBm to satisfy the dynamic range requirement of the following analog to digital converter. The dual-band transmitter linearity at 77 GHz and 94 GHz is depicted in Fig. 18 (a) , where the conversion gain is defined as the subtraction between transmitter output power and LO input power. Before the transmitter saturates, the conversion gain from local path input to transmitter output increases with the input power due to the frequency multiplier needs a larger input power to generate harmonics. After the transmitter saturates, the conversion gain drops due to the transmitter output power remains constant while the LO input power still increases. Therefore, the transmitter conversion gain is nonlinear due to the non-linearity of frequency multiplier.
In order to verify the output power range under temperature variation, we employ network analyzer N5222B and N5292A together with advanced temperature system GmbH (ATT D-82156) to perform the temperature verification of the dual-band transceiver front-end. The measured output power of the 77 GHz transmitter under temperature range of 130 • C to −40 • C is presented in Fig. 18 (b) , where the output power increases from 13.75 dBm to 16.87 dBm when the temperature decreases from 130 • C to −40 • C. And the minimum output power is larger than 13 dBm in the desired 76 GHz to 79 GHz, which can support a larger than 200m detection distance in a typical automotive radar system [1] . The measured 94 GHz band temperature performance is shown in Fig. 18 (c) , in which a maximum 15.01 dBm output power is achieved at −40 • C. Performance summaries of the proposed dual-band transceiver front-end and comparisons with other state-of-the-art works are listed in Table 2 . Thanks to the careful design of the frequency multiplier and the dualband transmitter and receiver, the measured output power and conversion gain are highlighted in recently published stateof-the-art automotive and imaging radar works.
IV. CONCLUSION
In this paper, a monolithic dual-band 77/94 GHz transceiver front-end with shared frequency multiplier is proposed. Instead of employing two frequency synthesizers as the LO input signals, we adopt one frequency synthesizer as the LO input and a shared frequency multiplier between 77 GHz and 94 GHz to generate the dual-band signals. Thus, the design complexity of frequency synthesizers and dc power consumption and chip area can be reduced. The measurement results reveal that the P sat , OP 1dB and 3-dB bandwidth of the 77/94 GHz band transmitter are 14.2/12.35 dBm, 13.87/10.68 dBm and 7.5/6 GHz, respectively. A 37.05/27.7 dB receiver conversion gain, 8.8/14.8 dB double side-band noise figure are measured in the 77/94 GHz band receiver. The overall chip size is 1.12 mm × 2.46 mm with a 540 mW power consumption.
